ELF ( 4 4
z 8 g ( f
qcom,nord
qcom,nord board-id - ,default_process-nord-1.0-adsp-i1-computelite 6 @ soc M smem
qcom,smem U d
xCORE_TOP_CSR 0
@
@ glink qcom,glink ` proc-info _ xport-smem-config edge-01 @ N edge-02 @ N edge-03 @ N edge-04 @ ! N edge-05 @ " N xport-qmp-config edge-01
aop_adsp1 7 L V ipc_router qcom,ipc_router proc-info iadsp1 s devcfg-glink-xals edge-01 vSMEM apss IPCRTR edge-02 vSMEM apss_1_0_0 IPCRTR edge-03 vSMEM apss_2_0_0 IPCRTR smp2p qcom,smp2p proc-info smp2p-interrupts intr-01 intr-02 clock-controller@100000 1 qcom,gcc-nord qcom,cc-nord qcom,clock-controller p 0 @ P ` p / B / B g GCC_GPLL0_CM_PLL_LUCID_OLE GCC_GPLL1_CM_PLL_LUCID_OLE GCC_GPLL2_CM_PLL_LUCID_OLE GCC_GPLL3_CM_PLL_LUCID_OLE GCC_GPLL4_CM_PLL_LUCID_OLE GCC_GPLL5_CM_PLL_LUCID_OLE GCC_GPLL6_CM_PLL_LUCID_OLE GCC_GPLL7_CM_PLL_LUCID_OLE GCC_JBIST_CM_PLL_JBIST4_OLE GCC_AHB2PHY_SWMAN GCC_AHB2PHY_BROADCAST_SWMAN GCC_CLK_CTL_REG GCC_RPU_GCC_RPUQ11_200_CL36L12_LE_SA_SY GCC_RPU_XPU4 M clock-controller@5000000 < qcom,hpass_audio_cc-nord qcom,cc-nord qcom,clock-controller 8 ` p p HPASS_AUDIO_CC HPASS_AUDIO_CC_PLL1_CM_PLL_ZONDA_OLE HPASS_AUDIO_CC_PLL2_CM_PLL_ZONDA_OLE HPASS_AUDIO_CC_CM_PLL_JBIST4_OLE HPASS_AUDIO_CC_AHB2PHY_SWMAN HPASS_AUDIO_CC_AHB2PHY_BROADCAST_SWMAN HPASS_AUDIO_CC_HPASS_AUDIO_CC_REG M clock-controller@5500000 6 qcom,hpass_cc-nord qcom,cc-nord qcom,clock-controller 0 P P P` Pp P X HPASS_CC HPASS_CC_DIG_PLL_CM_PLL_LUCID_OLE HPASS_CC_AHB2PHY_SWMAN HPASS_CC_AHB2PHY_BROADCAST_SWMAN HPASS_CC_HPASS_CC_REG HPASS_HPASS_TCSR_REGS M clock-controller@4d80000 < qcom,hpass_lpmla_cc-nord qcom,cc-nord qcom,clock-controller ( ` p @ HPASS_LPMLA_CC HPASS_LPMLA_CC_DIG_PLL_CM_PLL_LUCID_OLE HPASS_LPMLA_CC_AHB2PHY_SWMAN HPASS_LPMLA_CC_AHB2PHY_BROADCAST_SWMAN HPASS_LPMLA_CC_HPASS_LPMLA_CC_REG M clock-controller@6040000 ; qcom,hpass_q6_cc_1-nord qcom,cc-nord qcom,clock-controller K HPASS_1_QDSP6SS_PLL_PLL_CM_PLL_LUCID_OLE HPASS_1_QDSP6SS_Q6V81DGB_1_CC_REG M clock-controller@8900000 4 qcom,ne_gcc-nord qcom,cc-nord qcom,clock-controller x 0 @ P ` p B B NE_GCC_GPLL0_CM_PLL_LUCID_OLE NE_GCC_GPLL1_CM_PLL_LUCID_OLE NE_GCC_GPLL2_CM_PLL_LUCID_OLE NE_GCC_GPLL3_CM_PLL_LUCID_OLE NE_GCC_GPLL4_CM_PLL_LUCID_OLE NE_GCC_GPLL5_CM_PLL_ZONDA_OLE NE_GCC_GPLL6_CM_PLL_ZONDA_OLE NE_GCC_GPLL7_CM_PLL_ZONDA_OLE NE_GCC_GPLL8_CM_PLL_ZONDA_OLE NE_GCC_JBIST_CM_PLL_JBIST4_OLE NE_GCC_AHB2PHY_SWMAN NE_GCC_AHB2PHY_BROADCAST_SWMAN NE_GCC_NE_CLK_CTL_REG NE_GCC_RPU_GCC_RPUQ11_200_CL36L12_LE_SA_SY NE_GCC_RPU_XPU4 M clock-controller@8b00000 4 qcom,nw_gcc-nord qcom,cc-nord qcom,clock-controller X 0 @ P B B 9 NW_GCC_GPLL0_CM_PLL_LUCID_OLE NW_GCC_GPLL1_CM_PLL_LUCID_OLE NW_GCC_GPLL2_CM_PLL_LUCID_OLE NW_GCC_GPLL3_CM_PLL_LUCID_OLE NW_GCC_GPLL4_CM_PLL_LUCID_OLE NW_GCC_GPLL5_CM_PLL_LUCID_OLE NW_GCC_AHB2PHY_SWMAN NW_GCC_AHB2PHY_BROADCAST_SWMAN NW_GCC_NW_CLK_CTL_REG NW_GCC_RPU_GCC_RPUQ11_200_CL36L12_LE_SA_SY NW_GCC_RPU_XPU4 M clock-controller@8a00000 4 qcom,se_gcc-nord qcom,cc-nord qcom,clock-controller h 0 @ P ` p B B v SE_GCC_GPLL0_CM_PLL_LUCID_OLE SE_GCC_GPLL1_CM_PLL_LUCID_OLE SE_GCC_GPLL2_CM_PLL_LUCID_OLE SE_GCC_GPLL3_CM_PLL_LUCID_OLE SE_GCC_GPLL4_CM_PLL_LUCID_OLE SE_GCC_GPLL5_CM_PLL_LUCID_OLE SE_GCC_GPLL6_CM_PLL_LUCID_OLE SE_GCC_JBIST_CM_PLL_JBIST4_OLE SE_GCC_AHB2PHY_SWMAN SE_GCC_AHB2PHY_BROADCAST_SWMAN SE_GCC_SE_CLK_CTL_REG SE_GCC_RPU_GCC_RPUQ11_200_CL36L12_LE_SA_SY SE_GCC_RPU_XPU4 M cesta@5333000 # qcom,hpass_cesta-nord qcom,cc-nord ( 30 34 38 3X 3^ @ HPASS_CRMB HPASS_CRMB_PT HPASS_CRMC HPASS_CRMV HPASS_CRM_COMMON M
ipcc
qcom,ipcc ipcc@900b000 qcom,ipcc-protocol MPROC - . 8 d A 0 1 ! " # $ - . 4 5 2 3 M ipcc@90d0000 qcom,ipcc-protocol COMPUTE_L0 - + 8 t A 0 1 ! " #
/ + $ - . 2 3 6 M ipcc@9190000 qcom,ipcc-protocol COMPUTE_L1 - , 8 t A 0 1 ! " #
/ + $ - . 2 3 6 M
ipcc@924b000 qcom,ipcc-protocol PERIPH - / 8 < A 0 1
! " # $ - M ipcc@931d000 qcom,ipcc-protocol FENCE - - 8 A 0 1 ! " #
/ + $ - . 6 M timetick timer@60a2000 qcom,timetick
PSystemTimer [$ f p M timer@60a3000 qcom,timetick
0 PWakeUpTimer [$ f p M vdd_mxa qcom,rpmh-arc-regulator /vcs/vdd_mxa /vcs/vdd_mx mx.lvl M vdd_mxc qcom,rpmh-arc-regulator
/vcs/vdd_mxc mxc.lvl M vdd_cx qcom,rpmh-arc-regulator /vcs/vdd_cx cx.lvl M vdd_mm qcom,rpmh-arc-regulator /vcs/vdd_mm mmcx.lvl M pinctrl@f100000 qcom,nord-pinctrl qcom,pinctrl $ s * : - a c d e f g h F } P Vsummary directconn0 directconn1 directconn2 directconn3 directconn4 directconn5 f
yGPIOINTADSP1 M subsys_instance qcom,subsys_instance
secondary cxstmtrace@16000000 qcom,stmtrace lpistmtrace@5400000 qcom,stmtrace @ @ cxstmcfg@10002000 qcom,stmcfg lpistmcfg@119B2000 qcom,stmcfg qdss L sw M qdsp_pm config qcom,config_data lpassRegRange p
P l2ConfigRegRange
cores-array core0 e $ 7 N ? d core1 f $ 7 N d core2 i $ 7 N d core3 l $ 7 N d core4 r $ 7 N d core5 | $ r s 7 N d core6 $ 7 N d core7 o $ 7 N d memories-array memory0 q clocks-array clock0 w } /clk/cpu clock1 w } hpass_cc_noc_ls_clk clock2 w _ } ! hpass_audio_cc_avsync_atime1_clk clock3 w r } ! hpass_lpmla_cc_hpass_0_lpmla_clk clock4 w s } ! hpass_lpmla_cc_hpass_1_lpmla_clk clock5 w x } hpass_cc_enpu_sch_core_clk clock6 w ` } ! hpass_audio_cc_avsync_atime2_clk busport-array busPort0 { busPort1 { @ busPort2 { @ busPort3 { @ c busPort4 { @ d busPort5 { % % busPort6 { ? ? busPort7 { busPort8 { > > extroute-array extBusRoute0 % extBusRoute1 > extBusRoute2 > extBusRoute3 % extBusRoute4 % mipsroute-array mipsBwRoute0 % pwrDomain-array pwrDomain0 /core/cpu/latency w $ 6 E pwrDomain1 w $ 6 E pwrDomain2 HMX w $ 6 E features-array feature0 T Z ^ feature1 T Z ^ feature2 T Z ^ feature3 T Z ^ feature4 T Z ^ feature5 T Z ^ feature6 T Z ^ feature7 T Z ^ feature8 T Z ^ feature9 T Z ^ feature10 T Z 5 ^ feature11 T Z / ^ feature12 T Z ^ feature13 T Z ^ feature14 T Z $=X ^ feature15 T Z ^ ' feature16 T Z ^ feature17 T Z ^ feature18 T Z ^ feature19 T Z ^ feature20 T Z ^ feature21 T Z ^ feature22 T Z ^ feature23 T Z ^ feature24 T Z ^ feature25 T Z ^ feature26 T Z ^ feature27 T Z ^ feature28 T Z ^ feature29 T Z ^ feature30 T Z ^ feature31 T Z ^ feature32 T Z ^ feature33 T Z ^ feature34 T Z ^ feature35 T Z ^ feature36 T Z ^ feature37 T Z ^ config_arch qcom,config_arch compensatedDdrBwTable 0 b rp 0 i 0 p ܓ X 0 w t 2 0 ~ U 2 0 &6 0 , s 0 2 0 8ـ 0 > 0 adspsnocVoteTable 8 b ' 8 i ' 8 p ܓ X X ' 8 w t 2 ' 8 ~ U e ' 8 &6 O ' 8 , ' 8 2 ' 8 8ـ U ' 8 > * ' 8 ' compensatedLecDdrBwTable 0 b X 0 i 2 0 p 0 w ׄ s 0 ~ e 0 adspLecsnocVoteTable 8 b X 8 i 2 8 p O 8 w ׄ 8 ~ e U 8 compensatedMlDdrBwTable 0 b rp X 0 i kI 0 p Н 2 0 w 8 0 ~ GW s 0 n! 0 adspMlsnocVoteTable 8 b X 8 i kI 8 p Н 2 8 w 8 O 8 ~ GW 8 n! U 8 adspToLpiNocFreqTable b 0 $ i$ 5 p3 w=P O ~M j bkP $ mlToLpiNocFreqTable b$ $ iO 5 pRH w O ~& j 0 $ core debugtools version_tbl qcom,image_version_tbl_idx eic qcom,eic Z err_qdi
qcom,err_qdi P
pd_mon audio_process qcom,pd_mon_user_process_config "/ramfs/audio_lpai.mbn 3 7/rfs/root/vendor/firmware_mnt/image/audio_lpai.mbn Maudio_process U i |audio_pd charger_process qcom,pd_mon_user_process_config " 7 Mcharger_process U i |charger_pd qsh_process qcom,pd_mon_user_process_config "/ramfs/qsh.mbn , 7/rfs/root/vendor/firmware_mnt/image/qsh.mbn Mqsh_process U i
|sensor_pd ois_process qcom,pd_mon_user_process_config "/ramfs/ois_lpai.mbn , 7/rfs/root/vendor/firmware_mnt/image/ois.mbn Mois_process U i |ois_pd pd_mon_restart qcom,pd_mon_restart rcinit qcom,rcinit_cfg rcinit_config_spinor d u0 : V r rcinit_config !4 : V r servreg
qcom,servreg msm/adsp1/root_pd msm adsp1 root_pd 2 { sys_m qcom,sys_m J T tms_dog
qcom,tms_dog g@ u@ @ @ @ @ @ ( E Z o tms_diag qcom,tms_diag 8 debugtrace qcom,debugtrace diag qcom,adsp_core_diagcfg diagcfg_cmd 6
6
6
36
H6
f6
6
6
6
6
6 6 6 56 N6 k6! 6# 6$ 6% 6& 6' 6(
6) diagcfg_param 5 H ] p
5
J
f
~
2
@ 3 F U l z < ' D ^K w d ) E [ t / K b { @ < Z
QURTOS_ISLAND_POOL QURTOS_ISLAND_POOL diagcfg_early_log 4 K _ _ u diagcfg_f3_trace __symbols__ /soc /soc/clock-controller@100000 /soc/clock-controller@5000000 /soc/clock-controller@5500000 /soc/clock-controller@4d80000 /soc/clock-controller@6040000 /soc/clock-controller@8900000 /soc/clock-controller@8b00000 /soc/clock-controller@8a00000 %/soc/cesta@5333000 1/soc/ipcc/ipcc@900b000 > extroute-array extBusRoute0 % extBusRoute1 > extBusRoute2 > extBusRoute3 % extBusRoute4 % mipsroute-array mipsBwRoute0 % pwrDomain-array pwrDomain0 /core/cpu/latency w $ 6 E pwrDomain1 w $ 6 E pwrDomain2 HMX w $ 6 E features-array feature0 T Z ^ feature1 T Z ^ feature2 T Z ^ feature3 T Z ^ feature4 T Z ^ feature5 T Z ^ feature6 T Z ^ feature7 T Z ^ feature8 T Z ^ feature9 T Z ^ feature10 T Z 5 ^ feature11 T Z / ^ feature12 T Z ^ feature13 T Z ^ feature14 T Z $=X ^ feature15 T Z ^ ' feature16 T Z ^ feature17 T Z ^ feature18 T Z ^ feature19 T Z ^ feature20 T Z ^ feature21 T Z ^ feature22 T Z ^ feature23 T Z ^ feature24 T Z ^ feature25 T Z ^ feature26 T Z ^ feature27 T Z ^ feature28 T Z ^ feature29 T Z ^ feature30 T Z ^ feature31 T Z ^ feature32 T Z ^ feature33 T Z ^ feature34 T Z ^ feature35 T Z ^ feature36 T Z ^ feature37 T Z ^ config_arch qcom,config_arch compensatedDdrBwTable 0 b rp 0 i 0 p ܓ X 0 w t 2 0 ~ U 2 0 &6 0 , s 0 2 0 8ـ 0 > 0 adspsnocVoteTable 8 b ' 8 i ' 8 p ܓ X X ' 8 w t 2 ' 8 ~ U e ' 8 &6 O ' 8 , ' 8 2 ' 8 8ـ U ' 8 > * ' 8 ' compensatedLecDdrBwTable 0 b X 0 i 2 0 p 0 w ׄ s 0 ~ e 0 adspLecsnocVoteTable 8 b X 8 i 2 8 p O 8 w ׄ 8 ~ e U 8 compensatedMlDdrBwTable 0 b rp X 0 i kI 0 p Н 2 0 w 8 0 ~ GW s 0 n! 0 adspMlsnocVoteTable 8 b X 8 i kI 8 p Н 2 8 w 8 O 8 ~ GW 8 n! U 8 adspToLpiNocFreqTable b 0 $ i$ 5 p3 w=P O ~M j bkP $ mlToLpiNocFreqTable b$ $ iO 5 pRH w O ~& j 0 $ core debugtools version_tbl qcom,image_version_tbl_idx eic qcom,eic Z err_qdi
qcom,err_qdi P
pd_mon audio_process qcom,pd_mon_user_process_config "/ramfs/audio_lpai.mbn 3 7/rfs/root/vendor/firmware_mnt/image/audio_lpai.mbn Maudio_process U i |audio_pd charger_process qcom,pd_mon_user_process_config " 7 Mcharger_process U i |charger_pd qsh_process qcom,pd_mon_user_process_config "/ramfs/qsh.mbn , 7/rfs/root/vendor/firmware_mnt/image/qsh.mbn Mqsh_process U i
|sensor_pd ois_process qcom,pd_mon_user_process_config "/ramfs/ois_lpai.mbn , 7/rfs/root/vendor/firmware_mnt/image/ois.mbn Mois_process U i |ois_pd pd_mon_restart qcom,pd_mon_restart rcinit qcom,rcinit_cfg rcinit_config_spinor d u0 : V r rcinit_config !4 : V r servreg
qcom,servreg msm/adsp1/root_pd msm adsp1 root_pd 2 { sys_m qcom,sys_m J T tms_dog
qcom,tms_dog g@ u@ @ @ @ @ @ ( E Z o tms_diag qcom,tms_diag 8 debugtrace qcom,debugtrace diag qcom,adsp_core_diagcfg diagcfg_cmd 6
6
6
36
H6
f6
6
6
6
6
6 6 6 56 N6 k6! 6# 6$ 6% 6& 6' 6(
6) diagcfg_param 5 H ] p
5
J
f
~
2
@ 3 F U l z < ' D ^K w d ) E [ t / K b { @ < Z
QURTOS_ISLAND_POOL QURTOS_ISLAND_POOL diagcfg_early_log 4 K _ _ u diagcfg_f3_trace __symbols__ /soc /soc/clock-controller@100000 /soc/clock-controller@5000000 /soc/clock-controller@5500000 /soc/clock-controller@4d80000 /soc/clock-controller@6040000 /soc/clock-controller@8900000 /soc/clock-controller@8b00000 /soc/clock-controller@8a00000 %/soc/cesta@5333000 1/soc/ipcc/ipcc@900b000 3
74[ YvڧXW 1v1WX1 D
Cyqb0 U wDM2@tXϙL0U 0 0 U 0
*H=i 0f1 _H9<} ͣb:v࣮^6+<[ 61 ftWzcvž$ֱ(9 @ n)f>F߲400N0
*H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0
160321215211Z
360316215211Z01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*H=+ "b 3x~
ҩ/פ{Pyjh`7_줎j^K1o$lTg ]ء[SQq6 /PZoT:ާ%i1>}`<0:0 U oq' s ֟>qb0 U 00 U 0
*H=h 0e0u(C9uT(&\L GaT),$ W