WMFW( i 0 Wed 29 Oct 2025 20:25:35 Central Daylight Time H *
*
$ 8 0 \ 0
4
+ b @ j
H d Z 6 M ( ( $
q ) ' & R " !
) # *
' +
, 6 ( = . - 8 .( + 1 0 0 5 7 : J 4 / R ( ^8 ~ 9
~ ޭ 0 ` , -\ \ ' p ~ : oC 6a <<< @ ^ ה` l }p }p (
( ' @C`W )O X `@ aO pP P@ P
HtH D a!К@ @
@HH@b n^ @ $ H O @@ O} @ @ `@ @ ` ` 1O L @ 6 On A }@ 6 $@b O
l
y! Y)QO n ),!@D)Ai@ @# ) zG@)) D ) z @ @m X)cA @O Oҙ@ z Ě z@G* ) a )D ) O )),**-a))焙a*)1y@ @^n p O PR ~@ 6 - n = )Q_
Op
Q O`_ _a; B U 6 l
O @!'1 ' !O K] L O ! P
z! 6 0GH P 'tO @ ' 7 @ b ! /OR q
'' a_A_v
T _5! " 1_$O_c" 6 O @ ת %@n@ f@$0m
J aJi Vh0 AVi Ah0 ViAh0i V0 h @ P0 0#
Hp ' FQ 0P m HP0 % !0F 0p @ oӏ@ RqoonЎnVَnn mߎmW mml؎lZll 1 qH !s
! !D EЁ!Q !` t !Ql
sl
:QO ɡ 1z1 VȘ̈HxVhVXo!o @ P @ o0@!3 ^ vHF0B0|5 @ !OT @ : AO O ! W@ : @ ~ !O l0 @ Y_r @ @@ !I //O @ O-O4Q @ ɐ @I ( 2@@ &B',@ 0F ( K O '#@ ! p ?@ ?0 ? 0@ ? I / n Q @ A n'! ! P C ? O( 6 L <X P )_ _t`a C5Ӟ
0FA P &
6 f` 6 0A_ 2Oُ@! ! !
@B H %O n(> n 1O0
c
0 T
`n 0 0ND P l @ Y'@P P* n!$ < @p V@ ( q@ n @ '@ 0 < @ q@ ď@ GQ 0 @ q@ @ p@ vAO Oُ@ ! z) O@ 3 n9'0 0@
e n= Q@ n a@OC@@ " x @9 A 0钐
n N 0?NMɤO @ !O @ "
"@ ! " N @ aO鏄@ @QO@ ܙ @ @)O CM P AO
d n Y n 0 H @ 0 H 8! n
sݏ@ 0nࠩ sφ'Fn8> s n) YJِ ) ' 'L:'Vlظ8 ((W n k^ ) ' n`j0 n g # ` F \ 9 l p < pP O @ 8 @ pQ O 8@ @@ QO p @ QO p :Rpn> n @ Q p 8 Fh <A uOԙa @ 8 OĜa@ԙ OO @ uO Ĝ @O
@< @ QO p @ QOp Ԝ r O 1@ĐAݏ@O v Oԙ l@ O '^ @ AG> q^ s u Oԙ 1@ AU@! @ A-F(q J(O r 'N @ O@ @ 0 @ 8 @ @@@ 1@}AO @
@]@! O@ % OĐ@@ tOO ` O O%
OI l'HI A mAl W v O@ N G@ !O؏ @ N @ ! !O @@*@( ! @ E X X@@!( A $ $$ aa$ @ @a l n @ m @ D )Oً8Qns T)O @\0 @ O "
!! !0)F
[@ " O @2 @ ),OpB @ Ts@n
' nd P M n1 H@ 1 @9 G >Л@ s@@ O @0@2 'B p H @ћ>O H0 0n n '&z @ \ @2 !6 \ rl U O O@ ! @ ҏO @!O @ y O @ !O @ y !Oُ@ !O a _ @O nO & @i O &lAO_ @ Q_p rDO@ _ @ &IQ_
s@ _`@ Y&AO8 0 ` _!e _ +IO_O f0 2 E!D_ d ` AOЙ ď@ _ Й O I@ _& Q8_ ` _ @_ Q _ 2 f _@ R Op h_ᡂ n./_) AO` &f iO_ OH C mAO @@" " @ H ?!0 H @@ .!q.O@ . H P@ (A O AQOr_OI o ~qA^)!haC$A^ O H2NĄ
`
~! !N"@av (IB2 )%0@ t @ 怐 ) Ph@ 0h( l(@ @ 0O
C m@a@!v&Y > n> bl8gs'8 O Y
DAN#@ l! l @ l( m,i'p
l 7 f 7km Y1p k #֙ Cv!l;fpT l/ b@ bp b f4 @ a i ŀ/ " @ aȏ 8@1## o `#08pm ~O Oeh @p|N A%Oi 0% & & t @ 0
C h @ P fOpR JO ˋSphUdh l;wr 609 !O _& O @ )
P ?0 ɐ !08 @ b[ #l ,0mo,
v l. l8 nIm(^ 0 @ @ @ d o Z ?0 K *A ?` fF t @ 0 B' h +ɐ 63l`fm=gwO6` г fm&Ȅ@3m ?
Y 9@ " a*B gAO *M ~ Ҡ +aQ@ l0 "gxr m lv &Ш m4l 0# b - BF Fpb m8Gl vШm&l P ? '
M@ $ iE ?v(0h Ͼ P P ` Qdn s ? ^ n a ` ؙ )a @ % 8 \ p + @@ 0 ? d P @ N WŜm d NŜ Wd` E! AmdjP m @P .@ AOn ! O O P_"_AA_y 2 @(O0* Y@ . P 0 ? @ Y. P@ ) Q.p $@ *A H Y@ . P Y@ . P Y@ . P @ !!@Y@ . Pd @ X !2nO @ @ N Y P NX` OI @ P P &_a_I !"i 0 @ Pz1vI XP ( [I UՍwgtuR]wgPU ]E@sw{XiRwvWtU bPnw(XE 8@j@wvdw4tP B j# @ 4
00
Lٰ 8$ٰ 4 L1ظF !@L1HY `d apd
Om B@Im T@Y@ )$%&`b~ڋ_~ia\nl a#ʅ s + vɁ0
0%Q@0 % @ o֏; !0
@֞\ Ѫ mѷ # O e @ 9IKd! тS
(@z!i%i
7f v 0
(%f!i 7%m {lTTё!aOe
xP %5X' l '1a U %Q~
G \ o vȁ \X֞ m"
i eO D%HPXp !i
(o%v0 @ !i
(o%v@mTO@!a%e e @ $
Hn%% I( I & J &
IH I % h. , U@T!q@%(Ҋ I % I %
I %h.@ h.A Pπ C@F|,ALMyl5LN
R 2 1 %M 9O &( hr(m%J v(@x a%mx (&h r%J(m@[ vT (@x a%mx TEO@ 0Fh9m Q'd}%A$r9Ik% (h\h
m>!m nDI ak% О"P$h r%J(m@[ vT d iK a%OኀP` @ qh9m Ȝ 'a)i%q$yG& i m hh
(>\m mn!DY r '@ & ( hr(m%J@[ v T@x(x x h Q
ChH8 &(
FF9hr`m,XX v(Ix !emٰ ,&(F9h
rFm,XX`@[Бv Tx (Ieَ!m`OP Jq@hm @ FIRMWARE_CS35L56 4 FW_HL_STT FIRMWARE_CS35L56_HALO_STATE <
FW_HL_HARTBAT FIRMWARE_CS35L56_HALO_HEARTBEAT 4 FW_PWR_MD FIRMWARE_CS35L56_POWER_MODE <
FW_ADO_BLK_SZ FIRMWARE_CS35L56_AUDIO_BLK_SIZE 8 FW_RFCLK_SRC FIRMWARE_CS35L56_REFCLK_SRC
D FW_PLL_RFCLK_FRQ FIRMWARE_CS35L56_PLL_REFCLK_FREQ D FW_PLL_MCLK_FRQ%FIRMWARE_CS35L56_REFCLK_PLL_FREQ_MCLK 0 FW_I2S_EN FIRMWARE_CS35L56_I2S_EN 8 FW_BOT_RASN FIRMWARE_CS35L56_BOOT_REASON @
FW_REFCLK_DET "FIRMWARE_CS35L56_REFCLK_DETECT_32K < FW_HW_CLCK_STT FIRMWARE_CS35L56_HW_CLOCK_STATE @ FW_CP_MTR_ENBL !FIRMWARE_CS35L56_CPU_METER_ENABLE D FW_MPS_OVRRN_FLG "FIRMWARE_CS35L56_MIPS_OVERRUN_FLAG D FW_MIPS_OR_HBN $FIRMWARE_CS35L56_MIPS_OVERRUN_HB_NUM AUDIO_SYSTEM 4
AS_ADO_STT AUDIO_SYSTEM_AUDIO_STATE 0
AS_LST_CMD AUDIO_SYSTEM_LAST_CMD H STRM_TO_SYNTH_DN &AUDIO_SYSTEM_STRM_ACTIVE_TO_SYNTH_DONE
H
SYNTH_TO_STRM *AUDIO_SYSTEM_SYNTH_ACTIVE_TO_STREAM_ACTIVE @
PLL_RS_REQ &AUDIO_SYSTEM_AMP_PLL_UNLOCK_RESYNC_REQ H
STRM_TO_SYNTH *AUDIO_SYSTEM_STREAM_ACTIVE_TO_SYNTH_ACTIVE ( AS_ERRRAUDIO_SYSTEM_ERROR 8
AS_PAK_CP_LAD AUDIO_SYSTEM_PEAK_CPU_LOAD < AS_CRRNT_CP_LAD AUDIO_SYSTEM_CURRENT_CPU_LOAD @ AS_SYNTHSS_ENBLD AUDIO_SYSTEM_SYNTHESIS_ENABLED $ 4 AS_ADO_STTSAUDIO_SYSTEM_AUDIO_STATUS % 0 AS_PRJCT_IDAUDIO_SYSTEM_PROJECT_ID & 0 AS_CHNNL_IDAUDIO_SYSTEM_CHANNEL_ID ' 8 AS_SNPSHT_ID AUDIO_SYSTEM_SNAPSHOT_ID \ ACTISONIC < ACTISONIC_ENABLE ACTISONIC_ACTISONIC_ENABLE CLIP_DETECT INPUT_CONDITIONER T IC_EN ?INPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_ENABLE \ IC_CH_BAL AINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_CHAN_BAL d IC_CH_BALSMHINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_CHAN_BAL_SMOOTH h IC_MM_XO_ENMINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_MONOMIX_XOVER_ENABLE d
IC_H_XO_EN JINPUT_CONDITIONER_INPUT_CONDITIONER_CTRL_STRUCT_INP_COND_HALF_XOVER_ENABLE / h IC_PPU_H_XO_BALKINPUT_CONDITIONER_INPUT_CONDITIONER_PPU_CTRL_STRUCT_INP_COND_HALF_XOVER_BAL 0
INPUT_ENHANCE \ IE_DRC_LD_OP_LVL 8INPUT_ENHANCE_DRC_1_STRUCT_DRC_LEVEL_DETECT_OUTPUT_LEVEL & H
IE_DRC_OP_LVL +INPUT_ENHANCE_DRC_1_STRUCT_DRC_OUTPUT_LEVEL + X IE_ENABLE < XU22_MR_BYPASS SDCA_XU22_MAIN_RENDER_BYPASS C 4 XU22_FDL_STATUSSDCA_XU22_FDL_STATUS D 8 XU22_FDL_SET_IND SDCA_XU22_FDL_SET_INDEX E < XU22_FDL_HOS_REQ SDCA_XU22_FDL_HOST_REQUEST F @ XU24_SPK_SNS_BYP SDCA_XU24_SPEAKER_SENSE_BYPASS H @ CS21_MR_SFI'SDCA_CS21_MAIN_RENDER_SAMPLE_FREQ_INDEX J @ CS24_SNS_SFI !SDCA_CS24_SENSE_SAMPLE_FREQ_INDEX L D CS25_REF_SFI %SDCA_CS25_REFERENCE_SAMPLE_FREQ_INDEX N H CS26_ULTRASO_SFI &SDCA_CS26_ULTRASONIC_SAMPLE_FREQ_INDEX O @ PDE22_MR_REQ_PS#SDCA_PDE22_MAIN_RENDER_REQUESTED_PS P @ PDE22_MR_ACT_PS SDCA_PDE22_MAIN_RENDER_ACTUAL_PS Q @ PDE24_SNS_REQ_PS SDCA_PDE24_SENSE_REQUESTED_PS R < PDE24_SNS_ACT_PS SDCA_PDE24_SENSE_ACTUAL_PS S D PDE23_TRD_REQ_PS "SDCA_PDE23_TRANSDUCER_REQUESTED_PS T @ PDE23_TRD_ACT_PS SDCA_PDE23_TRANSDUCER_ACTUAL_PS W 8 TG23_TONE_DIVIDE SDCA_TG23_TONE_DIVIDER @ XU22_FDL_MES_OFF SDCA_XU22_FDL_MESSAGE_OFFSET @ XU22_FDL_MES_LEN SDCA_XU22_FDL_MESSAGE_LENGTH @ ! PPU (
PPU_ENABLE PPU_PPU_ENABLE # EVENT_LOGGER < EVLOG_HEADER EVENT_LOGGER_EVENT_LOG_HEADER 0 EVLOG_EN EVENT_LOGGER_ENABLED 8
BUFFER_STATUS EVENT_LOGGER_BUFFER_STATUS @ EVLOG_ST_OFF EVENT_LOGGER_START_STREAM_OFFSET 8 WAS_DISABLED EVENT_LOGGER_WAS_DISABLED
< EVLOG_TS_SHIFT EVENT_LOGGER_TIMESTAMP_SHIFT X * ASP_MIXER 8 ASP_MIX_ENABLE ASP_MIXER_ASP_MIX_ENABLE + AUDIO_WAVETABLE , BOOSTEMP H bt_en 2BOOSTEMP_BOOSTEMP_CTRL_STRUCT_FIRMWARE_BOOSTEMP_EN 4 8 bt_rspk"BOOSTEMP_BOOSTEMP_CTRL_STRUCT_RSPK 5 H bt_temp_est,BOOSTEMP_BOOSTEMP_CTRL_STRUCT_BOOST_TEMP_EST
EVENT_HANDLER GPIO - AUTO_CALIBRATION
AC_SGS_THRESH sAUTO_CALIBRATION_PICL_RESISTANCE_CALIBRATION_RX_CMPST_0_Z_MEASURE_PILOT_TONE_CMPST_0_SINEGENERATORSENSE_0_THRESHOLD T AC_R1 8 SWDE_DE_S_F3_B0SWDE_D_ENH_SIDE_FILT_3_B0 ? 8 SWDE_DE_S_F3_B1SWDE_D_ENH_SIDE_FILT_3_B1 @ 8 SWDE_DE_S_F3_B2SWDE_D_ENH_SIDE_FILT_3_B2 A < SWDE_DE_S_v3_MA1 SWDE_D_ENH_SIDE_FILT_3_MA1 B < SWDE_DE_S_F3_MA2 SWDE_D_ENH_SIDE_FILT_3_MA2 C 4 SWDE_DE_M_SCALESWDE_D_ENH_MID_SCALE D 4 SWDE_DE_M_SHIFTSWDE_D_ENH_MID_SHIFT E 4 SWDE_DE_S_SCALESWDE_D_ENH_SIDE_SCALE F 4 SWDE_DE_S_SHIFTSWDE_D_ENH_SIDE_SHIFT I 0 SWDE_XFADE_BAL SWDE_SWDE_BALANCE 4 BOOT_BEEP < BOOT_BEEP_ENABLE BOOT_BEEP_BOOT_BEEP_ENABLE 4
DSP_BEEP_FREQ BOOT_BEEP_DSP_BEEP_FREQ 8 DSP_BEEP_LEVEL BOOT_BEEP_DSP_BEEP_LEVEL 8 bb_dsp_beep_durBOOT_BEEP_DSP_BEEP_DURATION 4
GPI_BEEP_FREQ BOOT_BEEP_GPI_BEEP_FREQ 8 GPI_BEEP_LEVEL BOOT_BEEP_GPI_BEEP_LEVEL 8 bb_gpi_beep_durBOOT_BEEP_GPI_BEEP_DURATION 4 BEEP_PENDING BOOT_BEEP_BEEP_PENDING $ / SHARED_PATCHING_STRUCTURE P SPTCH_MD_SLW_FRM -SHARED_PATCHING_STRUCTURE_MBDRC_SLEW_N_FRAMES P L
SPE_CONFIG 2SHARED_PATCHING_STRUCTURE_STREAM_PREEMPTION_CONFIG \ RDL3_EN_DMGA